

# INN650DA01

## 650V GaN Enhancement-mode Power Transistor

### Features

- Enhancement mode transistor-Normally off power switch
- Ultra high switching frequency
- No reverse-recovery charge
- Low gate charge, low output charge
- Qualified for industrial applications according to JEDEC Standards
- ESD safeguard

### Benefits

- High efficiency power switching
- High power density
- Enables higher switching frequency
- System cost savings

### Applications


- AC-DC converters
- DC-DC converters
- Totem pole PFC
- Fast battery charging
- High density power conversion
- High efficiency power conversion

**Table 1 Key Performance Parameters at  $T_j = 25\text{ }^\circ\text{C}$**


Parameter	Value	Unit
$V_{DS,max}$	650	V
$R_{DS(on),max}$	130	$m\Omega$
$Q_{G,typ}$	3	nC
$I_{DS,Pulse}$	32	A
$Q_{OSS @ 400V}$	27	nC
$Q_{rr}$	0	nC

**Table 2 Ordering Information**

Type/Ordering Code	Package	Marking
INN650DA01	DFN 5X6	INN650DA01



Gate	8
Drain	1,2,3,4
Kelvin Source	7
Source	5,6



## Table of contents

Features.....	1
Benefits .....	1
Applications .....	1
Table of contents .....	2
1 <b>Maximum ratings</b> .....	3
2 <b>Thermal characteristics</b> .....	4
3 <b>Electrical characteristics</b> .....	5
4 <b>Electrical characteristics diagrams</b> .....	7
5 <b>Package outlines</b> .....	13
6 <b>Reel information</b> .....	14
7 <b>Revision history</b> .....	15

### 1 Maximum ratings

at  $T_j = 25\text{ °C}$  unless otherwise specified.

Continuous application of maximum ratings can deteriorate transistor lifetime. For further information, contact Innoscience sales office.

**Table 3 Maximum ratings**

Parameter	Symbol	Values			Unit	Note/Test Condition
		Min.	Typ.	Max.		
Drain source voltage	$V_{DS,max}$	-	-	650	V	$V_{GS} = 0\text{ V}$ , $I_D = 25\text{ }\mu\text{A}$
Drain source voltage transient <sup>1</sup>	$V_{DS(transient)}$	-	-	750	V	$V_{GS} = 0\text{ V}$ , $I_D = 100\text{ }\mu\text{A}$
Continuous current, drain source	$I_D$	-	-	17	A	$T_c = 25\text{ °C}$
Pulsed current, drain source <sup>2</sup>	$I_{D,pulse}$	-	-	32	A	$T_c = 25\text{ °C}$ ; $V_{GS} = 6\text{ V}$ ; See Figure 15;
Pulsed current, drain source <sup>2</sup>	$I_{D,Pulse}$	-	-	23	A	$T_c = 125\text{ °C}$ ; $V_{GS} = 6\text{ V}$ ; See Figure 16;
Gate source voltage, continuous <sup>3</sup>	$V_{GS}$	-1.4	-	+7	V	$T_j = -55\text{ °C}$ to $150\text{ °C}$
Gate source voltage, pulsed	$V_{GS,pulse}$	-20	-	+10	V	$T_j = -55\text{ °C}$ to $150\text{ °C}$ ; $t_{Pulse} = 50\text{ ns}$ , $f = 100\text{ kHz}$ open drain
Power dissipation	$P_{tot}$	-	-	113	W	$T_c = 25\text{ °C}$
Operating temperature	$T_j$	-55	-	+150	°C	
Storage temperature	$T_{stg}$	-55	-	+150	°C	

1  $V_{DS(transient)}$  is intended for surge rating during non-repetitive events,  $t_{Pulse} < 1\text{ }\mu\text{s}$

2 Pulse = 300  $\mu\text{s}$

3 The minimum  $V_{GS}$  is clamped by ESD protection circuit, as shown in Figure 10

## 2 Thermal characteristics

Table 4 Thermal characteristics

Parameter	Symbol	Values			Unit	Note/Test Condition
		Min.	Typ.	Max.		
Thermal resistance, junction-case	$R_{thJC}$	-	-	1.1	°C/W	
Reflow soldering temperature	$T_{sold}$	-	-	260	°C	MSL3

### 3 Electrical characteristics

at  $T_j = 25\text{ }^\circ\text{C}$ , unless specified otherwise

**Table 5 Static characteristics**

Parameter	Symbol	Values			Unit	Note/Test Condition
		Min.	Typ.	Max.		
Gate threshold voltage	$V_{GS(TH)}$	1.2	1.6	2.2	V	$I_D = 16.8\text{ mA}; V_{DS} = V_{GS}; T_j = 25\text{ }^\circ\text{C}$
		-	1.5	-		$I_D = 16.8\text{ mA}; V_{DS} = V_{GS}; T_j = 150\text{ }^\circ\text{C}$
Drain-source leakage current	$I_{DSS}$	-	0.7	25	$\mu\text{A}$	$V_{DS} = 650\text{ V}; V_{GS} = 0\text{ V}; T_j = 25\text{ }^\circ\text{C}$
		-	6	200		$V_{DS} = 650\text{ V}; V_{GS} = 0\text{ V}; T_j = 150\text{ }^\circ\text{C}$
Gate-source leakage current	$I_{GSS}$	-	30	-	$\mu\text{A}$	$V_{GS} = 6\text{ V}; V_{DS} = 0\text{ V}$
Drain-source on-state resistance	$R_{DS(on)}$	-	115	130	m $\Omega$	$V_{GS} = 6\text{ V}; I_D = 5\text{ A}; T_j = 25\text{ }^\circ\text{C}$
		-	234	-		$V_{GS} = 6\text{ V}; I_D = 5\text{ A}; T_j = 150\text{ }^\circ\text{C}$
Gate resistance	$R_G$	-	1.4	-	$\Omega$	$f = 5\text{ MHz}; \text{open drain}$

**Table 6 Dynamic characteristics**

Parameter	Symbol	Values			Unit	Note/Test Condition
		Min.	Typ.	Max.		
Input capacitance	$C_{iss}$	-	110	-	pF	$V_{GS} = 0\text{ V}; V_{DS} = 400\text{ V}; f = 100\text{ kHz}$
Output capacitance	$C_{oss}$	-	30	-	pF	$V_{GS} = 0\text{ V}; V_{DS} = 400\text{ V}; f = 100\text{ kHz}$
Reverse transfer capacitance	$C_{riss}$	-	0.46	-	pF	$V_{GS} = 0\text{ V}; V_{DS} = 400\text{ V}; f = 100\text{ kHz}$
Effective output capacitance, energy related <sup>1</sup>	$C_{o(er)}$	-	42	-	pF	$V_{GS} = 0\text{ V}; V_{DS} = 0\text{ to }400\text{ V}$
Effective output capacitance, time related <sup>2</sup>	$C_{o(tr)}$	-	68	-	pF	$V_{GS} = 0\text{ V}; V_{DS} = 0\text{ to }400\text{ V}$
Output Charge	$Q_{OSS}$	-	28	-	nC	$V_{GS} = 0\text{ V}; V_{DS} = 0\text{ to }400\text{ V}$

<sup>1</sup>  $C_{o(er)}$  is the fixed capacitance that gives the same stored energy as  $C_{OSS}$  while  $V_{DS}$  is rising from 0 to 400 V

<sup>2</sup>  $C_{o(tr)}$  is the fixed capacitance that gives the same charging time as  $C_{OSS}$  while  $V_{DS}$  is rising from 0 to 400 V

**Table 7 Gate charge characteristics**

Parameter	Symbol	Values			Unit	Note/Test Condition
		Min.	Typ.	Max.		
Gate charge	$Q_G$	-	3	-	nC	$V_{GS} = 0 \text{ to } 6 \text{ V}; V_{DS} = 400 \text{ V}; I_D = 5 \text{ A}$
Gate-source charge	$Q_{GS}$	-	0.28	-	nC	
Gate-drain charge	$Q_{GD}$	-	1.63	-	nC	
Gate Plateau Voltage	$V_{Plat}$	-	2.3	-	V	$V_{DS} = 400 \text{ V}; I_D = 5 \text{ A}$

**Table 8 Reverse conduction characteristics**

Parameter	Symbol	Values			Unit	Note/Test Condition
		Min.	Typ.	Max.		
Source-Drain reverse voltage	$V_{SD}$	-	2.6	-	V	$V_{GS} = 0 \text{ V}; I_S = 5 \text{ A}$
Pulsed current, reverse	$I_{S,pulse}$	-	-	32	A	$V_{GS} = 6 \text{ V}$
Reverse recovery charge	$Q_{rr}$	-	0	-	nC	$I_{SD} = 5 \text{ A}; V_{DS} = 400 \text{ V}$
Reverse recovery time	$t_{rr}$	-	0	-	ns	
Peak reverse recovery current	$I_{rrm}$	-	0	-	A	

## 4 Electrical characteristics diagrams

at  $T_j = 25\text{ }^\circ\text{C}$ , unless specified otherwise







Figure 5 Typ. channel reverse characteristics




$I_D = f(V_{DS}, V_{GS}); T_j = 25\text{ }^\circ\text{C}$

Figure 6 Typ. channel reverse characteristics




$I_D = f(V_{DS}, V_{GS}); T_j = 125\text{ }^\circ\text{C}$

Figure 7 Typ. channel reverse characteristics





$I_D = f(V_{DS}, V_{GS}); T_j = 25\text{ }^\circ\text{C}$



Figure 8 Typ. channel reverse characteristics






$I_D = f(V_{DS}, V_{GS}); T_j = 125\text{ }^\circ\text{C}$













## 5 Package outlines



**Notes:**

- (1) Dimension and tolerance conform to ASME Y14.5-2009.
- (2) All Dimensions are in millimeters.
- (3) Lead coplanarity shall be 0.1 millimeters max.
- (4) Complies with JEDEC MO-229.
- (5) Drawing is not to scale.

## 6 Reel information



## 7 Revision history

### Major changes since the last revision

Revision	Date	Description of changes
1.0	2021-01-28	Preliminary version release